Jolitz Heritage

Jolitz Heritage Site - Chronicling the Legacies of the Jolitz Family of Silicon Valley, including the accomplishments of William Jolitz, Lynne Jolitz, Rebecca Jolitz, Ben Jolitz, and William Leonard Jolitz. [ Jolitz Heritage ]
 
Have an opinion? Want/need more? Ask.

TCP/IP network accelerator system and method which identifies classes of packet traffic for predictable protocols

TCP/IP network accelerator system and method which identifies classes of packet traffic for predictable protocols
US6173333: TCP/IP network accelerator system and method which identifies classes of packet traffic for predictable protocols. Grant Date: Jan. 9, 2001. Jolitz, et al. InterProphet Corporation . A network accelerator for TCP/IP includes programmable logic for performing network protocol processing at network signaling rates. The programmable logic is configured in a parallel-pipelined architecture controlled by state machines and implements processing for predictable patterns of the majority of transmissions. Incoming packets are compared with patterns corresponding to classes of transmissions which are stored in a content addressable memory, and are simultaneously stored in a dual port, dual bank application memory. The patterns are used to determine sessions to which an incoming IP datagram belongs, and data packets stored in the application memory are processed by the programmable logic. Processing of packet headers is performed in parallel and during memory transfers without the necessity of conventional store and forward techniques resulting in a substantial reduction in latency. Packets which constitute exceptions or which have checksum or other errors are processed in software. Filed July 17, 1998 Jolitz et. al. Provisional application filed Jul 18, 1997 , and Lynne Greer Jolitz . See InterProphet Corporation for product/company/licensing details. See also Term Addressable Memory of an Accelerator System and Method